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(57) ABSTRACT 
The present invention describes systems and methods for 
providing high-density capacitors. An exemplary embodi-
ment of the present invention provides a high-density capaci-
tor system comprising a substrate and a porous conductive 
layer formed on the substrate, wherein the porous conductive 
layer is formed in accordance with a predetermined pattern. 
Furthermore, the high-density capacitor system includes a 
dielectric material formed on the porous conductive layer and 
a second conductive layer formed on the dielectric material. 
Additionally, the high-density capacitor system includes a 
plurality of conductive pads configured in communication 
with the second conductive layer. 
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Pf CJ. 7 
Step 705 
Providing a substrate 
~ ' 
Step 710 
Depositing a porous conductive layer onto the substrate in 
accordance with a predetermined pattern 
~ r 
Step 715 
Depositing a dielectric material onto the porous conductive layer 
~ ' 
Step 720 
Forming an second conductive layer on the dielectric material 
, ' 
Step 725 
Forming a plurality of conductive pads in communication with the 
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SYSTEMS AND METHODS FOR PROVIDING 
HIGH-DENSITY CAPACITORS 
FIELD OF THE INVENTION 
The present invention relates generally to systems and 
methods for providing high-density capacitors and, more par-
ticularly, to systems and methods for providing silicon com-
patible small form factor high-density capacitors. 
BACKGROUND 
Emerging applications in various electronic and biomedi-
cal fields require miniaturized capacitors with relatively high 
densities and high volumetric efficiencies. Implantable bio-
medical applications, for example, currently demand ultra-
high capacitance densities with relatively low leakage cur-
rents at relatively high voltages. Conventional approaches to 
achieve high capacitance densities have sought to enhance 
one or more of three fundamental parameters: (a) higher 
permittivity dielectrics, (b) thinner films, and ( c) enhance-
ment in surface area. The first parameter is material-chemis-
try dependent and the second and third parameters are pro-
cess-dependent. Advancements in conventional high-density 
capacitors have mainly been achieved in three types of 
devices: (1) trench capacitors, (2) multilayer ceramic capaci-
tors, and (3) tantalum capacitors. FIG. 1 provides a graph of 
these three conventional capacitor architectures and the rela-
tionship between the area enhancement factor and the planar 
capacitance densities enabled by these devices. As shown in 
FIG. 1, certain conventional tantalum capacitors have been 
able to achieve effective capacitance densities of up to 40 
µF /cm2 , with an area enhancement factor of up to around 100. 
Similarly, as shown in FIG. 1, certain conventional silicon 
trench capacitors have been able to achieve capacitance den-
sities of between 2-40 µF/cm2 , with an area enhancement 
factor of up to around 50 for a device thickness of about 100 
microns. Furthermore, certain conventional multilayer 
ceramic capacitors silicon trench capacitors have been able to 
achieve capacitance densities of around 40 µF/cm2 , with an 
area enhancement factor of up to around 40. While each of 
these areas of high-density capacitor development exhibit 
certain benefits advantages over prior designs, they are still 
largely insufficient to meet the demands of emerging appli-
cations. 
The first category of conventional capacitors, trench 
capacitors, attempt to leverage the fundamental parameter of 
enhancement in surface area to increase capacitance density. 
As shown in FIG. 2, a silicon trench capacitor can be created 
by micromachining silicon and creating a three-dimensional 
surface. These silicon trenches are often etched by either a 
wet etching or a dry etching process. Once the trench has been 
etched, a thermal oxidation, nitradation, or oxynitradation 
process can be implemented to provide the dielectric layer for 
the insulator. By relying on developments in low-cost deep 
etching techniques and moderate k dielectric films, conven-
tional trench capacitors have reached densities of as much as 
40 µF/cm2 with a stack of three trench capacitors. 
While suitable for certain implementations, trench capaci-
tors fail to meet the requirements for many applications 
because they cannot provide the capacitance density required 
and the volumetric efficiency required. Trench capacitors fail 
to meet the volumetric efficiency required for many applica-
tions because there is an elastic relationship between the 
depth of the trench and the capacitance density of the trench 
capacitor. Therefore, higher capacitance requires a deeper 
trench and an increase in the volume of the device. 
2 
The second category of capacitors, multilayer ceramic 
capacitors or MLCCs, attempt to provide high-density 
capacitive structures by implementing a stack of metal and 
dielectrics, comprised of ceramic material. As shown in FIG. 
3, these layers can be stacked alternatively to form a multi-
layered capacitor. Conventional multilayer ceramic capaci-
tors have reduced the thickness of the dielectric layers to 
permit an increase in the number oflayers in the same die size 
package; thus, increasing the capacitance density of the pack-
lO age. The ability to fabricate thin dielectric layers of ceramic 
materials is heavily dependent upon the ability to create 
highly dispersed, fine-grained ceramic powders. Further-
more, the volumetric efficiency of the multilayer ceramic 
15 
capacitors increases with a reduction in electrode and dielec-
tric thickness. Conventional multilayer ceramic capacitors 
fabrication processes have successfully achieved dielectric 
and electrode thickness of around 2 to 3 microns, resulting in 
30 to 50 layers for a 100 micron capacitor device, which can 
20 provide a capacitance density of around 60 µF/cm 2 . 
While suitable for certain implementations, multilayer 
ceramic capacitors fail to meet the requirements for many 
applications because they cannot provide the capacitance 
density required, the volumetric efficiency required, and they 
25 are not often silicon compatible. The fabrication of multilayer 
ceramic capacitors is a highly complex process due to the 
multiple layers of the device. Furthermore, MLCC fabrica-
tion must be carried out at high temperatures, which are 
incompatible with silicon-based implementations. Addition-
30 ally, multilayer ceramic capacitors require oxidation resistant 
electrodes to preserve the integrity of the device. Further-
more, one of the most significant drawbacks to multilayer 
ceramic capacitors architectures is that they require lead con-
35 nections, which limit the volumetric efficiency of the device 
and can result in reliability issues. 
The third category of conventional capacitors, tantalum 
capacitors, attempt to optimize the surface area of the tanta-
lum powder used as the electrode for the capacitor to achieve 
40 high capacitive densities. As shown in FIG. 4, the bottom 
electrode of a conventional tantalum capacitor can be com-
prised of a pellets of grains or flakes of tantalum powder. 
These pellets, shown in FIG. 4, of tantalum powder typically 
contain voids which can be leveraged by a conformal dielec-
45 tric to increase the surface area of the capacitive component. 
Certain conventional tantalum capacitor implementations 
have achieved a capacitance density of around 20 µF /cm2 for 
Break Down Voltage ("BDV") value of 15. In 6 V implemen-
tations, conventional tantalum capacitors have achieved an 
50 equivalent capacitance density of around 140 µF/cm 2 . 
While suitable for certain implementations, tantalum 
capacitors fail to meet the requirements for many applications 
because they cannot provide the capacitance density required, 
the volumetric efficiency required, and they are not silicon 
55 compatible. The fabrication of tantalum capacitors requires 
sintering of the tantalum pellets at temperatures of around 
1900° C., which is incompatible with silicon-based imple-
mentations. Additionally, the dielectric is formed through an 
anodization, creating tantalum oxide, which has disadvan-
60 tages as a dielectric material because the device has poor 
reliability under certain polarity conditions. Furthermore, one 
of the most significant drawbacks to tanatalum capacitor 
architectures is that it cannot be sintered on a silicon carrier 
which makes it difficult to pattern and form independent 
65 electrodes. Another major fundamental limitation is that con-
ventional tanatalum capacitor architectures are limited to tan-
talum oxide dielectrics. 
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Therefore, it would be advantageous to provide an appara-
tus and method for efficiently and effectively providing high-
density capacitors. 
Additionally, it would be advantageous to provide an appa-
ratus and method to provide a thin, planar high-density 
capacitor interposer that can be implemented in a silicon 
compatible processes. 
4 
FIG. 7 provides an illustration of a block diagram of the 
method for providing a high-density capacitor 700 in accor-
dance with an exemplary embodiment of the present inven-
tion. 
Additionally, it would be advantageous to provide an 
improved system and method for providing a high-density 
capacitor with independent terminals and discrete capacitor 10 
components. 
FIGS. SA-SF provide an illustration of a high-density 
capacitor system SOO in accordance with an exemplary 
embodiment of the present invention, in which the high-




The present invention describes systems and methods for 
providing high-density capacitors. An exemplary embodi-
ment of the present invention provides a high-density capaci-
tor system comprising a substrate and a porous conductive 
layer formed on the substrate, wherein the porous conductive 
layer is formed in accordance with a predetermined pattern. 
Furthermore, the high-density capacitor system includes a 
dielectric material formed on the porous conductive layer and 
The present invention addresses the deficiencies in the 
prior art concerning the inability to provide volumetrically 
15 efficient capacitors. Significantly, the present invention pro-
vides methods and apparatus for providing high-density pla-
nar capacitors. A thin film capacitor device provided in accor-
dance with the present invention is enabled to be silicon 
compatible and provide independently addressable terminals. 
20 Additionally, the present invention overcomes the drawbacks 
of the conventional methods and systems in the prior art and 
provides systems and methods enabled to provide high-den-
sity capacitors that can be implemented along with integrated a second conductive layer formed on the dielectric material. 
Additionally, the high-density capacitor system includes a 
plurality of conductive pads configured in communication 25 
with the second conductive layer. 
circuit boards in a silicon stack package. 
An exemplary embodiment of the present invention pro-
vides a high-density capacitor system comprising a substrate 
and a porous conductive layer formed on the substrate, 
wherein the porous conductive layer is formed in accordance 
with a predetermined pattern. Furthermore the high-density 
In addition to high-density capacitor systems, the present 
invention provides a method for providing a high-density 
capacitor including the steps of providing a substrate and 
depositing a porous conductive layer onto the substrate in 
accordance with a predetermined pattern. Furthermore, the 
method for providing a high-density capacitor includes the 
steps of depositing a dielectric material onto the porous con-
ductive layer, forming a second conductive layer on the 
dielectric material, and forming a plurality of conductive pads 
in communication with the second conductive layer. 
These and other objects, features and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accompa-
nying drawing figures. 
BRIEF DESCRIPTION OF THE FIGURES 
FIG. 1 provides a graph of three conventional capacitor 
architectures and the relationship between the area enhance-
ment factor and the planar capacitance densities enabled by 
these devices. 
FIG. 2 provides an illustration of a conventional silicon 
trench capacitor. 
FIG. 3, provides an illustration a conventional a multilay-
ered ceramic capacitor. 
FIG. 4, provides an illustration of the pellets of grains or 
flakes of tantalum powder of a conventional tantalum capaci-
tor. 
FIG. SA provides an illustration of a high-density capacitor 
system SOO in accordance with an exemplary embodiment of 
the present invention. 
FIG. SB provides an illustration of a high-density capacitor 
system SOO in accordance with an exemplary embodiment of 
the present invention including TSVs SSO. 
FIG. SC provides an illustration of a high-density capacitor 
system SOO in accordance with an exemplary embodiment of 
the present invention including TSVs SSO. 
FIG. 6 provides a graphical comparison of the area 
enhancement factor and aspect ratios associated with exem-
plary embodiments of the high-density capacitor system SOO 
and conventional trench capacitors. 
30 capacitor system includes a dielectric material formed on the 
porous conductive layer and a second conductive layer 
formed on the dielectric material. Additionally, the high-
density capacitor system includes a plurality of conductive 
pads configured in communication with the second conduc-
35 tive layer. 
In addition to high-density capacitor systems, the present 
invention provides a method for providing a high-density 
capacitor including the steps of providing a substrate and 
depositing a porous conductive layer onto the substrate in 
40 accordance with a predetermined pattern. Furthermore, the 
method for providing a high-density capacitor includes the 
steps of depositing a dielectric material onto the porous con-
ductive layer, forming a second conductive layer on the 
dielectric material, and forming a plurality of conductive pads 
45 in communication with the second conductive layer. 
The high-density capacitor systems enabled by the present 
invention present significant advantages to biomedical appli-
cations, such as biomimetic implants and biomedical neural 
stimulators. Because the high-density capacitor systems 
50 enabled by the present invention provide significant advance-
ments in both volumetric efficiency and capacitance density, 
they can provide the necessary capacitor components for a 
miniaturized biomedical implant and also meet the geometric 
constraints of the application. In addition to biomedical appli-
55 cations, the high-density capacitor systems enabled by the 
present invention can be implemented in almost any applica-
tion that demands a relatively high amount of current in short 
intervals. For example, and not limitation, an exemplary 
embodiment of the high-density capacitor system can be 
60 implemented in a low impedance power supply to assist with 
noise suppression. In another non-limiting example, an exem-
plary embodiment of the high-density capacitor system can 
be used in a pulse power supply to assist in providing sudden 
bursts of power for impulse applications such as activating the 
65 flash on a digital camera or accessing a memory stick of a 
portable memory device. Additionally, an exemplary embodi-
ment of the high-density capacitor system can be imple-
US 8,084,841 B2 
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mented in power conversion applications to step-up and/or 
step-down voltages, such as stepping-down the voltage from 
a 5V circuit to a 3.3V circuit. Furthermore, an exemplary 
embodiment of the high-density capacitor system could be 
used in conjunction with a high speed microprocessor as a 
decoupling device. 
6 
exemplary embodiment relying upon emulsions and gran-
ules, the porosity of the porous conductive layer can be con-
trolled by the polymer size distribution. By enabling control 
over the pore density and the porosity of the porous conduc-
tive layer SlO, an exemplary embodiment of the high-density 
capacitor system SOO can enable some control over the area 
the enhancement factor of the system SOO. In an exemplary 
embodiment, the porous conductive layer SlO is comprised of 
nanoelectrode particulate that provides a relatively high sur-
FIG. SA provides an illustration of a high-density capacitor 
system SOO in accordance with an exemplary embodiment of 
the present invention. As shown in the exemplary embodi-
ment of FIG. SA, the high-density capacitor system SOO can 10 face area. More particularly, the porous nature of the forma-
tion of the nanoelectrode particulate into the porous conduc-
tive layer SlO, in an exemplary embodiment, provides a 
conductive layer with a significantly enhanced surface area. 
The highly porous and contoured nature of the conductive 
be configured in a silicon stack package S30. Therefore, an 
exemplary embodiment of the high-density capacitor system 
SOO can comprise one layer of a silicon stack package S30. In 
accordance with an exemplary embodiment the present 
invention, the high-density capacitor system SOO can be sili-
con compatible and configured to interface with integrated 
circuit layers S3S and S40 of the silicon stack package S30. 
The ability to implement in a silicon stack package S30 pro-
vides many advantages over the prior art. Many conventional 
capacitors are discrete devices that are necessarily thicker 
structures due to packaging and lead components, and, fur-
thermore, are often not compatible with silicon stack imple-
mentations. An exemplary embodiment of the high-density 
capacitor system SOO is compatible with the silicon stack 
package S30. Furthermore, the exemplary embodiment of the 
high-density capacitor system SOO is a thin film component; 
thus, it can be implemented in a silicon stack package S30 
with relatively little cost to the overall architecture of the 
package S30 related to the relatively small increase in height 
resulting from the insertion of the high-density capacitor 30 
system SOO into the silicon stack package S30. Therefore, an 
exemplary embodiment of the high-density capacitor system 
SOO can provide all the capacitance required by a particular 
silicon stack device. 
15 layer SlO provides a jagged structure with significantly 
enhanced three-dimensional surface contours. The signifi-
cantly enhanced three-dimensional surface contours of the 
porous conductive layer SlO greatly increases the area-en-
hancement factor of the exemplary embodiment of the high-
20 density capacitor system SOO; thus, increasing the capaci-
tance density of the high-density capacitor system SOO. An 
increase in the area-enhancement factor can yield higher 
capacitance densities because the tortuous nature of the sur-
face contours of the porous conductive layer SlO increase the 
25 effective electrode area without increasing the area occupied 
by the electrode on the substrate SOS. Therefore, the surface 
area of the bottom electrode, the porous conductive layer Sl 0, 
is greatly increased, without an increase in the surface area of 
the substrate SOS. 
As shown in FIG. SA, an exemplary embodiment of the 35 
high-density capacitor system SOO provides a substrate SOS. 
In an exemplary embodiment, this substrate layer SOS can be 
comprised of silicon, glass, ceramic, or other suitable types of 
silicon compatible materials. A porous conductive layer SlO 
is formed on the substrate SOS, as shown in FIG. SA, to 40 
provide the bottom electrode of an exemplary embodiment of 
the high-density capacitor system SOO. In an exemplary 
embodiment of the high-density capacitor system SOO, the 
porous conductive layer SlO is comprised of nanoelectrode 
particulate. The term "porous conductive layer" is used herein 45 
to describe an electronically conducting layer that has a ran-
dom open porosity and is comprised of nanoelectrode par-
ticulate. The term "nanoelectrode particulate" is used herein 
to refer to elements comprising metal particles, diatoms, and/ 
or ceramic particles or a combination thereof. Those of skill in 50 
the art will appreciate that the porous conductive layer SlO 
can be fabricated by a variety of suitable methods. 
In an exemplary embodiment, the nanoelectrode particu-
late can be comprised of a material with a low temperature 
sinterable base metal or valve metal of the high-density 
capacitor system SOO in order to be silicon compatible. In an 
exemplary embodiment, the nanoelectrode particulate of the 
porous conductive layer SlO can be comprised of a base 
metal, such as copper, nickel, or a valve metal, such as tita-
nium, niobium, aluminum or tantalum. 
One of the significant advantages of the present invention is 
that an exemplary embodiment of the high-density capacitor 
system SOO can enable the porous conductive layer SlO to be 
formed on the substrate in accordance with a predetermined 
pattern. The ability to form the porous conductive layer SlO 
on the substrate SOS in specified predetermined pattern 
enables numerous benefits. First, the pattern for an exemplary 
embodiment of the porous conductive layer SlO can be con-
figured in accordance with the capacitor requirements for a 
given implementation, device, or product. Second, the pattern 
for the exemplary embodiment of the porous conductive layer 
SlO can be configured so that the capacitive components 
created can be connected to independent terminals and be 
independently addressable. For example, and not limitation, a 
first circuit on a integrated circuit board may require a 10 µF 
capacitor, a second circuit may require a 100 µF capacitor, 
and a third circuit on the integrated circuit board may require 
a 50 µF capacitor. Given these requirements, the predeter-
mined pattern for an exemplary embodiment of the porous 
conductive layer 110 of the high-density capacitor system 
SOO can be configured to provide a capacitive array providing 
each of the desired 10 µF, 50 µF, and 100 µF capacitor com-
In an exemplary embodiment, the porous conductive layer 
SlO can be comprised of metal particles or melt-cast layers 
with a decomposable polymer to control the pore distribution 55 
and porosity. Therefore, in an exemplary embodiment the 
porous conductive layer Sl 0 can include depositing the nano-
electrode particulate along with a sacrificial polymer, which 
can be etched or burned when the metal is in molten form to 
induce the porosity of the porous conductive layer SlO. 
Therefore, in an exemplary embodiment of the high-density 
capacitor system SOO, the porous conductive layer SlO can be 
delivered in a paste and then sintered to decompose the poly-
mer within the paste, resulting in the porous conductive layer 
SlO. In an exemplary embodiment, the porosity can be con- 65 
trolled by introducing pore-generating polymers, where the 
polymers can be in a solution, emulsion or granules. In the 
60 ponents. Furthermore, these 10 µF, 50 µF, and 100 µF capaci-
tor components in an exemplary embodiment of the high-
density capacitor system SOO can be independently 
addressable through independent terminals for each discrete 
capacitor component. 
Thus, a significant advantage of an exemplary embodiment 
of the high-density capacitor system SOO is that independent 
terminals can be provided for the various capacitive compo-
US 8,084,841 B2 
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nents created within the high-density capacitor system SOO. 
Furthermore, each individual high-density capacitor system 
SOO can be designed to provide different capacitive compo-
nents depending upon the requirements of a given implemen-
tation. Much like laying out the circuit for an integrated 
circuit design, the predetermined pattern for the porous con-
ductive layer SlO can be designed to provide a layout of 
desired capacitor components. 
As shown in FIG. SA, an exemplary embodiment of the 
high-density capacitor system SOO additionally provides a 
dielectric material SlS formed on the porous conductive layer 
Sl 0. The dielectric material SlS in an exemplary embodiment 
of the high-density capacitor system SOO can be a material 
with relatively high insulation resistance and moderate per-
mittivity. Furthermore, the dielectric material SlS in an exem-
plary embodiment can have a relatively low voltage coeffi-
cient of permittivity, low temperature coefficient of 
permittivity, low voltage derating beyond 85° C., better 
intrinsic electrical reliability because of lower susceptibility 
to defects such as vacancies and interfacial traps, and low 
temperature processing so that electrodes and interfaces are 
stable during the deposition process. In some embodiments, 
the dielectric material SlS can be multicomponent oxides. 
For example, and not limitation, the dielectric material SlS in 
one embodiment can be alumina or strontium titanate. 
In an exemplary embodiment, the dielectric material SlS is 
deposited onto the porous conductive layer SlO of the high-
density capacitor system SOO such that is highly conformal to 
the porous conductive layer SlO and can provide a relatively 
high insulation resistance coating. The ability of the dielectric 
material SlS to provide a relatively high insulation coating 
enables an exemplary embodiment of the high-density 
capacitor system SOO to provide a more efficient energy stor-
age area in which a relatively high amount of charge may be 
stored at a given energy level; thus, providing a more ideal 
capacitor. The dielectric material SlS in an exemplary 
embodiment can be deposited by various methods such as 
Atomic Layer Deposition (ALD) with vapors or solutions 
where dielectric formation is obtained by sequential reaction 
with different precursors. The dielectric material SlS can also 
be formed by anodization with certain nanoelectrodes. 
As shown in FIG. SA, an exemplary embodiment of the 
high-density capacitor system SOO additionally provides a 
second conductive layer S20 formed on the dielectric material 
SlS. In an exemplary embodiment, this second conductive 
layer S20 is the top electrode of the high-density capacitor 
system SOO. The second conductive layer S20 can be com-
prised of a variety of suitable conducting materials, including 
a conducting polymer, metals, or conducting oxides. Further-
more, the second conductive layer S20 in an exemplary 
embodiment can be separated from the dielectric material SlS 
by a thin isolation barrier in order to improve the relationship 
between the dielectric material SlS and the top electrode 
formed by the second conductive layer S20. In an exemplary 
embodiment, the second conductive layer S20 is comprised of 
a conductive polymer. In an exemplary embodiment the con-
ductive polymer of the conductive layer S20 can be in-situ 
polymerized orprepolymerized and dispensed as nanodisper-
sions. Those of skill in the art will appreciate that prepoly-
merized polymers of an exemplary embodiment of the con-
ductive layer S20 can be free of reactive species that are more 
inert to theALD films. Additionally, in-situ polymerization in 
some embodiments can result in acidic solutions that are 
reactive, but are more penetrating into the nanoelectrode par-
ticulate. The second conductive layer S20 in some embodi-
ments can be a highly doped conducting polymer with 
improved conductivity or even Mn02 or similar conducting 
8 
oxides. The second conductive layer S20 in an exemplary 
embodiment can also be deposited by a metal precursor solu-
tion that is converted to oxides or metals by gas phase reduc-
tion. As another example, the second conductive layer can be 
conducting liquids or liquid electrolytes that are hermetically 
packaged. For example, and not limitation, the second con-
ductive layer S20 can be a conformally deposited metal from 
a chemical vapor deposition ("CVD") or a atomic layer depo-
sition ("ALD") process such as titanium nitride and doped 
10 polysilicon. In another embodiment, the second conductive 
layer is separated from the dielectric by means of a barrier or 
protection layer to enhance the electrical performance and 
reliability. The second conducting layer can also be thin met-
als deposited from wet metallization techniques such as elec-
15 troless copper, nickel, gold etc. In order to be compatible with 
silicon stacking, an exemplary embodiment of the second 
conductive layer S20 must be resistant to cracking and 
delamination during the silicon stack assembly and thermal 
cycling. Additionally, the conductive polymer second con-
20 ductive layer S20 can act as a stress buffer to mitigate stress on 
the high-density capacitor system SOO in an exemplary 
embodiment. The second conductive layer S20 in an exem-
plary embodiment can be stable at temperatures below 500° 
C., have a relatively low resistivity, provide self-healing 
25 attributes, provide adequate strength and toughness to pro-
vide mechanical stability, and be amenable to subsequent 
copper metallization. 
As shown in FIG. SA, an exemplary embodiment of the 
high-density capacitor system SOO additionally provides 
30 numerous conductive pads S2S. These conductive pads S2S 
can be formed in communication with second conductive 
layer S20 of an exemplary embodiment of the high-density 
capacitor system SOO. Those of skill in the art will appreciate 
that these conductive pads S2S can provide the interconnect 
35 leads to the high-density capacitor system SOO. As provided 
above, one of the significant advantages provided by an exem-
plary embodiment of the high-density capacitor system SOO, 
is that the discrete capacitor components of the system SOO 
can have independent terminals. The conductive pads S2S 
40 shown in FIG. SA can provide interconnects to these inde-
pendent terminals of the capacitive components of an exem-
plary embodiment of the high-density capacitor system SOO. 
In some embodiments, the high-density capacitor system 
SOO can be connected to other chips via conventional wire 
45 bonding techniques. Alternatively, in an exemplary embodi-
ment, the conductive pads S2S can be interconnected with 
other boards, such as integrated circuit board S3S, via 
microbump connections or flip chip connections. These 
microbumps can be solder bumps that are deposited on the 
50 conductive pads S2S of an exemplary embodiment of the 
high-density capacitor system SOO. In an exemplary embodi-
ment, the micro bumps can be aligned so that they align with 
matching pads on an external circuit, such as integrated cir-
cuit board S3S, and then the solder can be flowed to complete 
55 the interconnection. 
An additional significant advantage of the high-density 
capacitor system SOO provided in accordance with an exem-
plary embodiment of the present invention, is that high-den-
sity capacitor system SOO can be implemented in a silicon 
60 stack package S30 and interconnected with other layers of the 
silicon stack package S30 with Through-Silicon-Via 
("TSV s"). Those of skill in the art will appreciate that TSV s 
are a vertical electrical connection passing completely 
through a silicon wafer or die. TSV technology is advanta-
65 geous for creating 3D packages and 3D integrated circuits, 
such as the biomedical implantable devices enabled by a 
silicon stack package S30 utilizing an exemplary embodi-
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ment of the high-density capacitor system SOO. TS Vs can also 
eliminate certain process integration issues associated with 
metallization, bump or bonding pad formation and assembly. 
Lacing and wiring the layers of a silicon stack package S30 
with TSV interconnects provide many benefits, including 
higher clock rates, lower power dissipation, and higher inte-
gration density. Those of skill in the art will appreciate that 
3-D TSV technology can be used to solve issues related to 
electrical performance, memory latency, power, and noise on 
and off the chip. 
In an exemplary embodiment, the silicon stack package 
S30 shown in FIG. SA provides a System-In-a-Package 
("SIP"). The SIP architecture can provide many of the ben-
efits of proposed System-On-a-Chip ("SOC") architectures, 
while at the same providing a much more practical and 
achievable solution than some SOC architectures. SOC's can 
suffer from long development time and high development 
costs, mainly because it is difficult to make an entire system of 
differently functioning circuit blocks work on a single chip. 
3D packaging technology, on the other hand, can rely on more 
readily available integrated circuit boards, and other discrete 
component layers, and put them together in a single package. 
In accordance with an exemplary embodiment of the present 
invention, the high-density capacitor system SOO can signifi-
cantly advance 3D packaging implementations, by providing 
necessary capacitive components for integrated circuit 
designs in a thin film interposer that is silicon compatible. 
Therefore, the SIP architecture enabled by an exemplary 
embodiment of the high-density capacitor system SOO can be 
implemented in a package equivalent in size to an SOC archi-
tecture, but with the benefits and efficiencies of a SIP archi-
tecture. 
An exemplary embodiment of the high-density capacitor 
system SOO can be implemented in silicon stack and comport 
with IC type packaging constraints. Additionally, an exem-
plary embodiment of a high-density capacitor system SOO can 
require very few constraints when assembled into a thin film 
die stack in comparison to the construction of a conventional 
capacitor device on a Printed Wiring Board ("PWB"), requir-
ing the fabrication of solder pads on the board and traces with 
appropriate spacing to avoid solder reflow. The silicon stack 
package S30, including an exemplary embodiment of the 
high-density capacitor system SOO, can provide efficient and 
reliable interconnects to the IC boards S3S and S40 in a small 
die package. 
10 
SlO significantly increases the capacitance density of the 
high-density capacitor system SOO. 
As shown in FIG. SB, an exemplary embodiment of the 
high-density capacitor system SOO additionally provides a 
second conductive layer S20 formed on the dielectric material 
SlS. As shown in FIG. SB, the TSVs SSO can provide a 
connection to both the bottom electrode and the top electrode 
of the high-density capacitor system SOO through the entire 
substrate SOS. The exemplary embodiment of the high-den-
10 sity capacitor system SOO provides TSVs SSO to enable con-
nection to other layers or devices. In the exemplary embodi-
ment, the TSVs SSO are connected via microbumps to an 
integrated circuit layer S3S. Therefore, the TS Vs of an exem-
plary embodiment of the high-density capacitor system SOO 
15 can enable a vertically oriented silicon stack package. 
FIG. SC provides an illustration of a high-density capacitor 
system SOO in accordance with an exemplary embodiment of 
the present invention including TSVs SSO. The TSVs SSO in 
the exemplary embodiment of the high-density capacitor sys-
20 tern SOO shown FIG. SC provide vertical electrical connec-
tions that pass completely through the substrate SOS. The 
exemplary embodiment of the high-density capacitor system 
SOO shown in FIG. SC provides a substrate SOS and a porous 
conductive layer SlO formed on the substrate SOS. In an 
25 exemplary embodiment, the dielectric material SlS is depos-
ited onto the porous conductive layer SlO of the high-density 
capacitor system SOO such that is highly conformal to the 
porous conductive layer Sl 0. As shown in great detail in FIG. 
SC, the porous conductive layer SlO provides a very jagged 
30 and contoured surface. The highly porous and contoured 
nature of the conductive layer SlO enables significant 
enhancement of the three-dimensional surface contours of the 
conductive layer SlO. 
As shown in FIG. SC, an exemplary embodiment of the 
35 high-density capacitor system SOO additionally provides a 
second conductive layer S20 formed on the dielectric material 
SlS. As shown in FIG. SC, the TSVs SSO can provide a 
connection at the top of the system SOO to both the bottom 
electrode and the top electrode of the high-density capacitor 
40 system SOO. The exemplary embodiment of the high-density 
capacitor system SOO provides TSVs SSO to enable connec-
tion to other layers or devices. In the exemplary embodiment, 
the TSVs SSO are connected via micro bumps to an integrated 
circuit layer S3S. Therefore, the TSVs of an exemplary 
45 embodiment of the high-density capacitor system SOO can 
enable a vertically oriented silicon stack package. FIG. SB provides an illustration of a high-density capacitor 
system SOO in accordance with an exemplary embodiment of 
the present invention including TSVs SSO. The TSVs SSO in 
the exemplary embodiment of the high-density capacitor sys-
tem SOO shown FIG. SB provide vertical electrical connec-
tions that pass completely through the substrate SOS. The 
exemplary embodiment of the high-density capacitor system 
SOO shown in FIG. SB provides a substrate SOS and a porous 
conductive layer SlO formed on the substrate SOS. In an 
exemplary embodiment, the dielectric material SlS is depos-
ited onto the porous conductive layer SlO of the high-density 
capacitor system SOO such that is highly conformal to the 
porous conductive layer SlO. As shown in great detail in FIG. 
SB, the porous conductive layer SlO provides a very jagged 
and contoured surface. The highly porous and contoured 
nature of the conductive layer SlO enables significant 
enhancement of the three-dimensional surface contours of the 
conductive layer Sl 0. Therefore, in accordance with an exem-
plary embodiment of the present invention, the bottom elec-
trode formed by the porous conductive layer SlO provides a 65 
relatively large area-enhancement factor. The high area 
enhancement factor enabled by the porous conductive layer 
FIG. 6 provides a graphical comparison of the area 
enhancement factor and aspect ratios associated with exem-
plary embodiments of the high-density capacitor system SOO 
50 and conventional trench capacitors. As shown in the graph in 
FIG. 6, the area enhancement factor for conventional trench 
capacitors is significantly less than the area enhancement 
factor for a high-density capacitor system SOO provided in 
accordance with an exemplary embodiment of the present 
55 invention. For example, the conventional trench capacitors 
graphed in FIG. 6 exhibited an area enhancement factor of 
between 25 and 30, while the exemplary embodiments of the 
high-density capacitor systems SOO exhibited an area 
enhancement factor of between 500 and 700. Furthermore, 
60 the graph in FIG. 6 illustrates that some of the conventional 
trench capacitors exhibit a fairly large aspect ratio of between 
20 and 30. 
FIG. 7 provides an illustration of a block diagram of the 
method for providing a high-density capacitor 700 in accor-
dance with an exemplary embodiment of the present inven-
tion. As shown in FIG. 7, the first step 70S of an exemplary 
embodiment of the method for providing a high-density 
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capacitor 700 involves providing a substrate. This substrate 
can be a silicon substrate or other silicon compatible material. 
The second step 710 of an exemplary embodiment of the 
method for providing a high-density capacitor 700 involves 
depositing a porous conductive layer onto the substrate in 
accordance with a predetermined pattern. The third step 715 
12 
in an exemplary embodiment. The ability to form the bottom 
electrode on the substrate 505 in specified predetermined 
pattern enables numerous benefits. First, the pattern for an 
exemplary embodiment of the bottom electrode can be con-
figured in accordance with the capacitor requirements for a 
given implementation, device, or product. Second, the pattern 
forthe exemplary embodiment of the bottom electrode can be 
configured so that the capacitive components created can be 
connected to independent terminals and be independently 
of an exemplary embodiment of the method for providing a 
high-density capacitor 700 involves depositing a dielectric 
material onto this porous conductive layer. The fourth step 
720 of an exemplary embodiment of the method for providing 
a high-density capacitor 700 involves forming a second con-
ductive layer on the dielectric material. The fifth step 725 of 
10 addressable. 
an exemplary embodiment of the method for providing a 
high-density capacitor 700 involves forming a plurality of 
conductive pads in communication with the second conduc- 15 
tive layer. 
In an alternative embodiment, the method for providing a 
high-density capacitor 700 includes connecting the plurality 
of conductive pads to an integrated circuit board. The con-
nection to an integrated circuit board can be accomplished 20 
with solder bonding in some embodiments or even with 
Through-Silicon-Vias in other embodiments. Furthermore, 
the method for providing a high-density capacitor 700 
enables the creation the high-density capacitor system 500, 
which can be implemented in an silicon stack package. 25 
A high-density capacitor system 500 provided in accor-
dance with an exemplary embodiment of method for provid-
ing a high-density capacitor 700 the present invention pro-
vides a volumetric efficiency that is superior conventional 
capacitor designs. For example, an exemplary embodiment of 30 
the high-density capacitor system 500 can provide a capaci-
tance density of greater than 50 µF /cm2 and even greater than 
100 µF/cm 2 in some embodiments. Furthermore, an exem-
plary embodiment of the method for providing a high-density 
capacitor 700 enables the creation a highly thin and planar 35 
device. In an exemplary embodiment, the high-density 
capacitor system 500 can have a thickness, including the 
substrate layer 505, ofless than 500 µm and in some embodi-
ments less 300 µm. 
While the invention has been disclosed in its preferred 
forms, it will be apparent to those skilled in the art that many 
modifications, additions, and deletions can be made therein 
without departing from the spirit and scope of the invention 
and its equivalents as set forth in the following claims. 
What is claimed is: 
1. A high-density capacitor system comprising: 
a substrate comprising a plurality of troughs in a predeter-
mined pattern; 
a porous conductive layer comprising a metal-based nano-
electrode particulate formed on the substrate, wherein 
the porous conductive layer is formed inside one or more 
of the plurality of troughs in accordance with a prede-
termined pattern; 
a dielectric material formed on the porous conductive 
layer; 
a second conductive layer formed on the dielectric mate-
rial; and 
a plurality of conductive pads configured in communica-
tion with the second conductive layer. 
2. The high-density capacitor system of claim 1, wherein 
the system has a thickness of less than 500 µm. 
3. The high-density capacitor system of claim 1, wherein 
the system provides a capacitance density of greater than 40 
µF/cm 2 . 
4. The high-density capacitor system of claim 1, wherein 
the system provides a capacitance density of greater than 100 
µF/cm 2 . 
5. The high-density capacitor system of claim 1, wherein 
the predetermined pattern defines a plurality of capacitor 
components. 
6. The high-density capacitor system of claim 5, wherein 
each of the plurality of capacitor components is provided in 
communication with a pair of the plurality of the conductive 
pads. 
7. The high-density capacitor system of claim 6, wherein 
pair of the plurality of conductive pads provides an indepen-
dent terminal for each of the plurality of capacitor compo-
nents. 
S. The high-density capacitor system of claim 1, wherein 
the system is silicon compatible, ceramic compatible, or glass 
compatible. 
FIGS. SA-SF provide an illustration of high-density 40 
capacitor system 500 in accordance with an exemplary 
embodiment of the present invention, in which the high-
density capacitor system 500 has troughs S05 in the substrate 
505. In an exemplary embodiment, as shown in FIG. SB, the 
troughs S05 can be created in the substrate 505 by a wet or dry 45 
etching process. Those of skill in the art will appreciate that 
the substrate 505, of the high-density capacitor system 500 
exemplary embodiment having trough S05, can be variety of 
different materials suitable for etching such as silicon or 
glass. As shown in FIGS. SC and SD, in an exemplary 50 
embodiment the porous conductive layer 510 forming the 
bottom electrode and the dielectric material 515 can be 
formed inside the trough S05. Furthermore, the top and bot-
tom electrodes formed in an exemplary embodiment of the 
high-density capacitor system 600 can provide external con-
nections through vias SlO and S15, as shown in FIG. SE. 
9. The high-density capacitor system of claim 1, wherein at 
least one of the plurality of conductive pads can be connected 
55 to an integrated circuit board. 
10. The high-density capacitor system of claim 9, wherein 
system is connected to a second silicon device via solder 
bonds. 
In an exemplary embodiment, and the second conductive 
layer 520 forming the top electrode can be dispensed within 
the troughs S05 and enable self-patterning of the top electrode 
giving precise control in geometry. In accordance with an 
exemplary embodiment, the total thickness of the high-den-
sity capacitor system 500 can be reduced by fabricating a 
majority of the system 500 inside the troughs S05. 
11. The high-density capacitor system of claim 9, wherein 
60 system is connected to a second silicon device with Through-
Silicon-Vias. 
In an exemplary embodiment, the troughs S05 form a pre-
determined pattern on the substrate 505. This predetermined 65 
pattern can then enable the bottom electrode of the porous 
conductive layer 510 to be formed in a predetermined pattern, 
12. The high-density capacitor system of claim 1, wherein 
the porous conductive layer is comprised of nanoelectrode 
particulate. 
13. The high-density capacitor system of claim 12, wherein 
the nanoelectrode particulate is comprised of metal particles, 
melt-cast porous metal, or diatom frustules. 
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14. The high-density capacitor system of claim 1, wherein 
the porous conductive layer is comprised of nanoelectrode 
particulate and a decomposable polymer to enable control of 
the pore distribution and porosity. 
15. The high-density capacitor system of claim 14, wherein 
the decomposable polymer is an emulsion or plurality of 
polymer granules and the particle size of the decomposable 
polymer ranges from 100 nm to 10 µm. 
16. The high-density capacitor system of claim 1, wherein 
the nanoelectrode particulate is comprised of aluminum, nio- 10 
bium, copper, nickel, titanium, or tantalum. 
17. The high-density capacitor system of claim 1, wherein 
the second conductive layer is separated from the dielectric 
layer by a thin barrier layer that isolates them both. 
18. The high-density capacitor system of claim 1, wherein 15 
the second conductive layer is comprised of conducting 
oxides, metals, or conducting polymers. 
19. The high-density capacitor system of claim 1, wherein 
the substrate is comprised of silicon, glass, or ceramic mate-
rials. 
20. The high-density capacitor system of claim 1, wherein 
the second conductive layer is comprised of a conducting 
polymer, metals, or oxides. 
20 
21. The high-density capacitor system of claim 1, wherein 
the second conductive layer is deposited by vapor deposition 25 
and atomic layer deposition. 
14 
depositing a dielectric material onto the porous conductive 
layer; 
forming a second conductive layer on the dielectric mate-
rial; and 
forming a plurality of conductive pads in communication 
with the second conductive layer. 
27. The method for providing a high-density capacitor of 
claim 26, wherein the high-density capacitor has a thickness 
ofless than 500 µm. 
28. The method for providing a high-density capacitor of 
claim 26, wherein the high-density capacitor provides a 
capacitance density of greater than 40 µF /cm2 . 
29. The method for providing a high-density capacitor of 
claim 26, wherein the predetermined pattern defines a plural-
ity of capacitor components. 
30. The method for providing a high-density capacitor of 
claim 26, wherein each of the plurality of capacitor compo-
nents is provided in communication with one of the plurality 
of the conductive pads. 
31. The method for providing a high-density capacitor of 
claim 30, wherein each of the plurality of conductive pads 
provides an independent terminal for each of the plurality of 
capacitor components. 
32. The method for providing a high-density capacitor of 
claim 26, further comprising connecting the plurality of con-
ductive pads to an integrated circuit board. 
22. The high-density capacitor system of claim 1, wherein 
the capacitor layers are inside troughs contained within the 
substrate. 
23. The high-density capacitor system of claim 1, wherein 
the porous conductive layer is formed in a trough in the 
substrate. 
33. The method for providing a high-density capacitor of 
claim 26, further comprising connecting the high-density 
capacitor to a second silicon device via solder bonds, conduc-
30 tive adhesives, metal pad-to-pad bonding. 
24. The high-density capacitor system of claim 23, wherein 
the porous conductive layer, the dielectric material, and the 
second conductive layer are formed in a trough in the sub- 35 
strate. 
34. The method for providing a high-density capacitor of 
claim 26, further comprising connecting the high-density 
capacitor to a second silicon device with Through-Silicon-
Vias. 
35. The method for providing a high-density capacitor of 
claim 26, wherein the porous conductive layer is comprised of 
micro and nanoparticles that are partially sintered. 25. The high-density capacitor system of claim 23, wherein 
the trough conforms with the predetermined pattern. 
26. A method for providing a high-density capacitor com-
prising: 
36. The method for providing a high-density capacitor of 
claim 26, wherein the porous conductive layer is deposited in 
40 a trough in the substrate. 
providing a substrate comprising a plurality of troughs in a 
predetermined pattern; 
depositing a porous conductive layer comprising a metal-
based nanoelectrode particulate onto the substrate inside 
one or more of the plurality of troughs in accordance 45 
with a predetermined pattern; 
37. The method for providing a high-density capacitor of 
claim 26, wherein the porous conductive layer, dielectric 
material, and second conductive layer are deposited in a 
trough in the substrate. 
* * * * * 
